Action							
Item No.	Subsystem	Issue	Recommendation	Response	Reviewer	Responsibility	<b>Due Date</b>
		Current Density for Power	Review Design Rules for fab to	Haller - is part of check before submission.			
		Distribution in metal busses.	determine if the metal widths, and	Conforms to Agilent spec. For details see			
			contact density between metal layers	item (4) in attached word file (Martin-			
			meet process specs at operating	Haller doc, see tab below)). Sheppard			
			temperatures. Rule of thumb:	(8/15/02) - We should still make a note to			
			~1mA/µm of wire @ room temp. Feel	re-check this parameter prior to submission		D. Sheppard	
			free to contact with similar numbers for	of GARC V2.		(answered by G.	
1	GARC		typical fab.		Mark N. Martin	Haller)	08/16/02
		_		Radiation test for similar chip meets			
		Cells have not been tested for latch-	up	radiation requirements. However 3.5mA			
		up. High current density make		driver is above 1mA on other chips. All			
		these cells more likely to see latch-		ASICs need to be rad tested, is parts			
		up		control requirement. For details see (5).		G. Haller. N.	
				Unger (8/15/02) - planning radiation			
2	GARC			testing on GAFE (2nd gen) and GARC (1st	Mark N. Martin	Virmani, G.	08/16/02
	GARC		** 1 **********************************	gen) arter 10/02	Mark N. Martin	Unger	08/10/02
		Latch-up testing? Analog and	Have the LVDS drivers tested for latch-	see response in action item 3 above			
		digital chips. Especially is the	up. Fix the LVDS design if it latches			G. Haller, N.	
		LVDS drivers. Latch-up	for the HP0.5µ process. Possibly allow			Virmani, G.	
3		protection? Housekeeping of the	current monitor for latch-up detectors		Nick Paschalidis	,	08/16/02
	GARC	boards for latch-up? Power bus current capability	Check with HP about the current	Haller - is part of check before submission.	NICK Pascilations	Unger	06/10/02
		concerns. Meta1 current density, is		See item (4) in write-up (Martin-Haller			
		it enough to carry the LVDS	function of temperature. Make sure	doc, see tab below)) (by the way not all		G. Haller, D.	
				drivers are routed together). Sheppard		Sheppard	
		M1 is $1-2mA/\mu$ width.		(8/15/02) - This is the same issue as item		(answered by G.	
4	GARC	1/11 13 1-211/1/μ width.	metal widths.	#1	Nick Paschalidis	Haller)	08/16/02
		Stuck-at fault analysis and testing	Testing: Functional testing, Stack at	Bob and I have discussed this testing. We		,	
		IDDQ	fault testing, IDDQ testing	agree that it is a good idea and will build			
				GSE or modify GSE to accommodate these			
				tests. I will also generate a written plan for			
				GARC testing.			
5	GARC				Nick Paschalidis	D. Sheppard	08/16/02

Action							
Item No.	Subsystem	Issue	Recommendation	Response	Reviewer	Responsibility	<b>Due Date</b>
	Subsystem	Resistive N-well is not a good	well.	Response  Singh: N well resistances were used as the values required are quiet large, like 220K, etc. The resistive values are large because the time constants are large, 3 us for the shaping time.  Temp Stability: The prototype ASIC was temperature cycled from +50 C down to -20 C and the gain variation in the high gain channel was about 6% and in the Low gain channel was about 6.5% over the entire temp range.  The resolution requirements for the Low Engergy (High Gain Channel) is 0.02 Mip or 5% which ever is larger, this implies a resolution of 4 to 5 bits.  The resolution requirements for the High Engergy (Low Gain Channel) is 1 Mip or	Reviewer	Responsibility	Due Date
				2% which ever is larger, this implies a resolution of 5 to 6 bits.  The N well resistances seem adequate for the requirements, therefore they were used since they take 4 to 6 times less area than			
6	GAFE			the silicide blocked poly resistors. Singh (8/15/02) - will be looking into changing the resistors in the shaping amps with Silicide Blocked Poly resistors.	Nick Paschalidis	S. Singh	08/16/02

Action							
Item No.	Subsystem	Issue	Recommendation	Response	Reviewer	Responsibility	<b>Due Date</b>
		Resistor charge splitting. High resistor values are not good.	Consider using smaller value resistors.	Singh:I agree with this suggestion as also indicated by the slide presented by me in the review that showed good linearity with low value input resistance, the degradation in linearity at higher resistances is probably due to the increased effect of parasitic capacitances and larger pickup. I will be looking into this further to see how much the resistance values can be lowered.			
7	GAFE				Nick Paschalidis	S. Singh	08/16/02
		System level noise. What is actual system level noise performance? What is the requirement?	Investigate power supply noise performance and power supply rejection of amplifiers to determine if performance is satisfactory.	Singh: The noise requirement is that it be less than 0.1 MIP. As shown in one of my slides, the noise measured on the prototype ASIC is 0.01 MIP. Once the engineering system is built, noise further down the		S. Singh, G.	
8	GAFE			also be illeasured.	Mike Johnson	Unger	08/16/02
	CAFE	PHA accuracy. Circuit response will vary with temperature, power supply bias and signal level.	Verify error budget due to circuit/system variability is not exceeded.	The thermal cycling of Track and Hold output was temperature cycled over -20 to +50 C and the gain of the PHA channel was found to change by less	Milita	C II	00/17/02
9	GAFE	State machine design. Default Exemplar state machines are not desirable for flight designs. SEU effects can send machine to invalid states.	Implement state machines with gray coding. Either ensure invalid state logic is not removed during optimization, or disable state machine optimization.	If we do reroute the GARC or GAFE cores, we will set the Exemplar synthesis to One Hot encoding (DAS). Was considered (as always) but is not needed. See item 5, write up for details. (FYI to the ACD FREE we use time-outs and not hand-shake, time-outs are handled in hardware/software for such and many other occasions) Sheppard (8/15/02) - GARC can use the One Hot encoding. We do use hand-shaking in the	Mike Johnson	G. Unger	08/16/02
10	GARC			GARC logic.	Mike Johnson	D. Sheppard	08/16/02

Action Item No.	Subsystem	Issue	Recommendation	Response	Reviewer	Responsibility	Due Date
		_	-	1) it is addressed, see item (6) and (7) in			
		=		write-up			
		SLAC requirements do not seem to	_				
		e ,	should be leveraged.				
		latchup susceptibility,					
11	GARC	housekeeping/status.			Mike Johnson	G. Shiblie	08/16/02
		Single-bit flips due to radiation or	Consider switching state machines to	Agreed. We will add status bits to the state			
		supply voltage fluctuations can	one – hot or TMR encoding. Make	machines and ensure the default cases are			
		cause the state machines to enter	sure the synthesis tool does not	not optimized out (DAS). Was considered			
		undefined states or defined states	optimize out the 'default' case. Set a	(as always) but is not needed. See item 5,			
		that are not the one's expected (e.g.	status bit in the default state which	write-up for details. (FYI to the ACD			
		jump to a state waiting for a	informs the instrument that a state	FREE we use time-outs and not hand-			
		handshake signal that won't	machine error has occurred and/or have	shake, time-outs are handled in			
		arrive).	that status bit reset the chip into a safer	hardware/software for such and many other			
			mode.	occasions). Sheppard (8/15/02) - I'm not			
				sure where the second part of this comment			
				comes from. It doesn't seem to apply to			
				this item. This is a good suggestion;			
				originally I had not considered them, so			
12	GARC			that is inaccurate.	Ken Wagner	D. Sheppard	08/16/02